Early Burn-In Parasitic Conduction in 500 °C Durable SiC JFET ICs

نویسندگان

چکیده

All prior reports of long-term 500 °C operation SiC JFET-R ICs have noted the existence an initial “burn-in” period changes in measured electrical characteristics for first few hundred hours oven-testing. This work measurements “burn-in parasitic MOSFET conduction” that can substantially impact performance some circuits during heat-up JFET ICs, but then subsequently disappears after a at °C. The behavior appears generally consistent with known MOS phenomenon bias-temperature driven redistribution mobile ionic contamination. Approaches further mitigating this burn-in conduction mechanism are discussed.

برای دانلود باید عضویت طلایی داشته باشید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Experimental and Theoretical Study of 4 H - SiC JFET Threshold Voltage Body Bias Effect from 25 ° C to 500 ° C Philip

This work reports a theoretical and experimental study of 4H-SiC JFET threshold voltage as a function of substrate body bias, device position on the wafer, and temperature from 25 °C (298K) to 500 °C (773K). Based on these results, an alternative approach to SPICE circuit simulation of body effect for SiC JFETs is proposed.

متن کامل

System for Evaluation of a Depletion-mode SiC Power JFET

This paper presents the system for evaluation of a depletion-mode silicon carbide (SiC) power junction field-effect transistor (JFET). The main part of the system is a dc-dc step-down converter which simulates realistic operating conditions of switching devices in a synchronous buck configuration. In order to ensure a proper operation of the synchronous buck converter test board, a precise time...

متن کامل

Diode-Free Synchronous Rectification using a SiC Trench JFET

The reverse conduction mode of operation of the SiC trench JFET allows for diode-free synchronous rectification. This paper shows that the reverse conduction mode is an inherent property of the device caused by diffusion of electrons through the source fingers under conditions of moderate gate-drain diode forward bias. Experimental results confirm the expectations for a vertical-channel SiC JFE...

متن کامل

Evaluation of capacitance-voltage characteristics for high voltage SiC-JFET

Capacitance between terminals of a power semiconductor device substantially affects on its switching operation. This paper presents a capacitance–voltage (C–V) characterization system for measuring high voltage SiC–JFET and the results. The C–V characterization system enables one to impose high drain-source voltage to the device and extracts the capacitance between two of three terminals in FET...

متن کامل

Pushing Power Density Limits using SiC-JFet-based Matrix Converter

The omnipresent trend of increasing the power density of inverter technology lead to new developments in semiconductor material. As most of the benefits come from higher operating junction temperatures, it is mandatory to restrict the inverter design to peripheral components capable to work in these high temperature conditions. Eliminating the needs for large DC-link capacitors, the matrix conv...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

ژورنال

عنوان ژورنال: Key Engineering Materials

سال: 2023

ISSN: ['1662-9809', '1013-9826', '1662-9795']

DOI: https://doi.org/10.4028/p-cbw76g